Home >Module>WiFi>ESP32
E101-C5WN8-XS Module WiFi double bande ESP32-C5 — Module WiFi haute performance 2,4 et 5 GHz — Conforme aux normes du protocole Bluetooth 5.0

[Portée]:560 m

[Antenna type]: IPEX-1

[Dimensions]:18*21.2*3.3mm

[Introduction]:Le E101-C5WN8-XS est un module polyvalent bi-mode Wi-Fi 6 + Bluetooth 5, développé sur la base de la solution de chipset de la série ESP32-C5. Il prend en charge la communication bi-bande 2,4 GHz et 5 GHz, dispose d'un vaste éventail d'interfaces périphériques, intègre 8 Mo de mémoire Flash embarquée et est animé par un processeur RISC-V monocœur 32 bits. La puce intègre une suite complète de périphériques — incluant GPIO, SPI, E/S parallèles, UART, I2C, I2S, un capteur de température, un moniteur de sous-tension, des comparateurs de tension analogiques, des timers et bien plus encore — ce qui la rend parfaitement adaptée aux applications dans les domaines de la maison intelligente, de l'automatisation industrielle, de la santé, de l'électronique grand public et d'autres secteurs.

PIN

name

Serial Number

type

Function

GND

1

P

Grounding

3V3

2

P

powered by

IN

3

I

High level: Chip enabled; Low level: Chip disabled; Note that the EN pin must not be left floating.

IO2

4

I/O/T

MTMS, GPIO2, LP_GPIO2, LP_UART_RTSN, LP_I2C_SDA, ADC1_CH1, FSPIQ

IO3

5

I/O/T

MTDI, GPIO3, LP_GPIO3, LP_UART_CTSN, LP_I2C_SCL, ADC1_CH2

IO0

6

I/O/T

GPIO0, XTAL_32K_P, LP_GPIO0, LP_UART_DTRN

IO1

7

I/O/T

GPIO1, XTAL_32K_N, LP_GPIO1, LP_UART_DSRN, ADC1_CH0

IO6

8

I/O/T

GPIO6, LP_GPIO6, ADC1_CH5, FSPICLK

IO7

9

I/O/T

GPIO7, LP_GPIO7, FSPID, SDIO_DATA1

IO8

10

I/O/T

GPIO8, PAD_COMP0, SDIO_DATA0

IO9

11

I/O/T

GPIO9, PAD_COMP1, SDIO_CLK

IO10

12

I/O/T

GPIO10, FSPICS0, SDIO_CMD

IO13

13

I/O/T

GPIO13, USB_D-, SDIO_DATA3

IO14

14

I/O/T

GPIO14, USB_D+, SDIO_DATA2

IO28

15

I/O/T

GPIO28

IO5

16

I/O/T

MTDO, GPIO5, LP_GPIO5, LP_UART_TXD, ADC1_CH4, FSPIWP

IO4

17

I/O/T

MTCK, GPIO4, LP_GPIO4, LP_UART_RXD, ADC1_CH3, FSPIHD

IO27

18

I/O/T

GPIO27

NC/IO15

19

I/O/T

SPICS1, GPIO153

NC

20

-

Empty pin

IO23

21

I/O/T

GPIO23

NC

22

-

Empty pin

IO24

23

I/O/T

GPIO24

RX0

24

I/O/T

U0RXD, GPIO12

TX0

25

I/O/T

U0TXD, GPIO11

IO25

26

I/O/T

GPIO25

IO26

27

I/O/T

GPIO26

GND

28

P

Grounding

EPAD

29

P

Grounding

GND

30

P

Grounding

ANT2

31

I/O

Radio frequency inputs and outputs are currently disabled.

GND

32

P

Grounding


Note:

1. P: Power supply; I: Input; O: Output; T: Can be set to high impedance.

2. In modules with integrated SPI PSRAM, this pin is used as SPICS1 of the SPI PSRAM and cannot be used for other functions; in modules without integrated SPI PSRAM, this pin can be used as GPIO15.

3. EPADs do not need to be soldered to the base plate, but soldering them to the base plate's GND will provide better heat dissipation. If you want to solder the EPADs to the base plate, please ensure you use an appropriate amount of solder paste to avoid excessive solder paste causing too much distance between the module and the base plate, which will affect the fit between the pins and the base plate.

4. To ensure proper power supply to the ESP32-C5 chip during power-up, an RC delay circuit needs to be added to the EN pin. The recommended values for RC are typically R=10 kΩ and C=1µF, but the specific values still need to be adjusted according to the power-up sequence of the module power supply and the power-up/reset sequence of the chip. For details on power-up requirements, please refer to the ESP32-C5 chip manual.

For detailed pinouts and applications, please refer to the "ESP32-C5 Series Chip Technical Specifications" and the "ESP32-C5 Technical Reference Manual".